

#Ps3 serial number search serial numbers
Later, PS3 model numbers starting with CECHG uses the 65nm version, while the PS3 Slim (CECH-20xx) used the 45nm version (See SKU Models and table below).Ī sampling of the serial numbers by model number: Note: All Cell BE packages measures 42.5mm × 42.5mm Reference: // backup/mirror: ieeemicro-cell.pdf (222.51 KB) Bandwidth I/O Used for power management, thermal management, clock control, software-performance monitoring, trace analysis, preboot (and secureboot?),Īlso has RAS-unit (Reliability, Availability, Serviceability), JTAG (IEEE 1149 test access port) and SPI Serial Peripheral Interfaceīefore preboot external clock (400MHz) is used (see Timebases)Īfterwards only internal PLL (PLL_REFCLK : 400MHz 1:8 PLL) for main clocks: NCLK=3.2GHz, NCLK/2=1.6GHz, MiClk=1.6GHz, XIO Clk=1.6GHz, BClk=1.667GHz, RO/TO Clk=2.5GHzīusring to which all SPE's are connected (and PPU + MIC + BEI)Ģ56KB of local memory, accessable via DMA/MBOX Test control unit (TCU) / pervasive logic (PRV) Used as communication ring for the 8 SPE (and PPU + MIC + BEI)ġ.6GHz (Y0_RQ_CTM/Y1_RQ_CTM : 400MHz 1:4 PLL) There is a lot of info about CELL/BE on the Cell Programming IBM page. IEEE-754 compliant in double precision (single precision round-towards-zero instead of round-towards-even).Dual Issue (Each SPE can execute 2 instructions per clock).1 SPE dedicated for hypervisor security.1 SPE disabled to improve chip yield (see: Unlocking the 8th SPE).the PPU can execute two double precision or eight single precision operations per clockcycle.Both the PPE and SPE of the Cell are 64 bit, and manipulate data in Big Endian. Note that one SPE is reserved for the hypervisor, so PS3 programs can take advantage of 8 threads. One SPE is disabled to increase yield, so the PS3 can have at most 9 threads running at the same time (2 from PPE and 7 from SPE). The PPE is a general purpose CPU, while the eight SPE are geared towards processing data in parallel. The Cell CPU has one 3.2Ghz PPE (Power Processor Element) with two threads and eight 3.2Ghz SPE (Synergistic Processing Elements). 1.6.2 Integrated Heat Spreader (IHS) removed pic's.

1.6.1 Cell Integrated Heat Spreader (IHS) WARNING.
